# Automatic Generation of Static Fault Trees from AADL Models

Anjali Joshi, Steve Vestal, Pam Binns

University of Minnesota and Honeywell Laboratories



UNIVERSITY OF MINNESOTA

#### Traditional Safety Analysis





#### Hardware Data\_Bus <<BusAccess>> <<BusAccess>> P2 P1 Data\_<del>b</del>us Data\_pu Processors Software <<Data>> P1 P2 Input\_1 Input\_1 <<Data>> Output\_1 Output\_1 🕨 Input\_2 Input\_2 ≪Deta≶> Output\_2 Output\_2 Processes <<Data>>

Model-Based Safety Analysis

System



#### Architecture Analysis & Design Language (AADL) Overview

#### Component

- Туре
  - features (interaction points), properties, etc.
- Implementation
  - subcomponents, connections, properties, etc.
- Component Categories
  - □ software, execution platform, composite
- OSATE toolset
  - Parsing, semantic checking
  - System Instance Model generation
    - Binding properties

### Simple Dual Redundant System in AADL



system Duplex

end Duplex;

system implementation Duplex.Basic subcomponents P1: processor Proc.Basic; P2: processor Proc.Basic; Data Bus: bus PCI.Basic; connections bus access Data\_Bus -> P1.Data\_Bus; bus access Data\_Bus -> P2.Data\_Bus; end Duplex.Basic; system Dual end Dual; system implementation Dual.Basic subcomponents P1: process SW Proc.Basic; P2: process SW Proc.Basic; connections C12: data port P1.Output 1 -> P2.Input 1; C21: data port P2.Output 1 -> P1.Input 1; C12 2: data port P1.Output 2 ->P2.Input 2; C21 2: data port P2.Output 2 -> P1.Input 2; end Dual.Basic;

DualSystem.Basic

system DualSystem
end DualSystem;

```
system implementation DualSystem.Basic
subcomponents
HW: system Duplex.Basic;
SW: system Dual.Basic;
properties
Actual_Processor_Binding => reference HW.P1 applies to SW.P1;
Actual_Processor_Binding => reference HW.D2 applies to SW.P2;
Actual_Connection_Binding => reference HW.Data_Bus applies to SW.C12;
Actual_Connection_Binding => reference HW.Data_Bus applies to SW.C21;
Actual_Connection_Binding => reference HW.Data_Bus applies to SW.C12;;
Actual_Connection_Binding => reference HW.Data_Bus applies to SW.C21;
Actual_Connection_Binding => reference HW.Data_Bus applies to SW.C21;;
Actual_Connection_Binding => reference HW.Data_Bus applies to SW.C21;;
Actual_Connection_Binding => reference HW.Data_Bus applies to SW.C21_2;
```

#### Example Error Model Specification Type error model Basic features error free: initial error state; loss\_of\_availability, loss\_of\_integrity: error state; in loss of data fail\_stop, fail\_babble: error event; loss of out loss of data availability loss\_of\_data, corrupted\_data: in out error propagation; end Basic; fail\_babble fail\_stop in loss\_of\_data initial error state error free error model implementation Basic.Hardware fail\_babble in corrupted\_data loss of transitions integrity error free - [fail stop, in loss of data] -> loss of availability; error\_free -[fail\_babble, in corrupted\_data]-> loss\_of\_integrity; in corrupted\_data loss\_of\_availability - [fail\_babble] -> loss\_of\_integrity; out corrupted data loss\_of\_availability - [in loss\_of\_data, out loss\_of\_data] -> loss\_of\_availability; loss\_of\_integrity -[in corrupted\_data, out corrupted\_data]-> loss\_of\_integrity; end Basic.Hardware;

# Error Model Association via Annex Clause & Properties



June 27, 2007

#### Error Propagation Rules



- Connection to In Ports of a Component
- Bus to all Connections bound to it
- Processor to required bus

#### CAFTA Fault Tree Generation from AADL Models



#### System Instance Error Model Extraction – Directed Graph Representation



#### High-level Fault Tree Generation Approach

- Identify all the "Report" properties defined
- For each Error State or Out Error Propagation defined in the Report property
  - Generate fault tree by traversing the DG based on
    - Error model (hierarchy, guard, etc.) properties
    - Error propagation sources
  - Break cycles where necessary
  - □ Share sub-trees where possible
- Optimizations
  - Removing redundant gates and fault tree nodes
  - Sharing sub-trees

## Generate Output CAFTA Fault Tree



## Summary

- Automatic generation of CAFTA fault trees
- Advantages
  - Consistent
  - Mapping between fault trees & architecture
  - Identify common modes of failure

#### Challenges

- Aggressive Optimizations needed
  - Sharing of sub-trees
  - Pruning of redundant fault trees
- Guard against missing out error annotations

Contact Information

### Anjali Joshi University of Minnesota, Minneapolis ajoshi@cs.umn.edu

# Steve Vestal, Pam Binns Honeywell Laboratories, Minneapolis <u>{Steve.Vestal, Pam.Binns}@honeywell.com</u>



UNIVERSITY OF MINNESOTA

Honeywell Laboratories

#### System Instance Error Model Extraction – Directed Graph Representation



### AADL Error Model Annex Overview

#### Error Model Annex

- Specification of error models and their association to AADL components via AADL annex sub-clause
- Defines Error Model properties
  - Filtering and masking of error propagations
    - Guard\_In, Guard\_Out properties
  - Hierarchical composition of sub-component error models
    - Model\_Hierarchy, Derived\_State\_Mapping properties
  - Occurrence properties
- Defines error propagation rules
  - Error propagation path from bus to connected processor
  - Error propagation paths between components sharing a port connection